TIM1: CR2: MMS2: "Reset": [0b0000, "Reset - the UG bit from the TIMx_EGR register is used as trigger output (TRGO2). If the reset is generated by the trigger input (slave mode controller configured in ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback