# 0 - non-steady state simulation (finished based on target injected PV or ntime_max) # 1 - steady state simulation (finished based on flowrate) ...
This is a template for Verilog projects using open source EDA tools. It provides a quickstart workflow for synthesizing, simulating, and viewing traces for rtl. This will download and install the OSS ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback