Used Virtex-4 FPGA and Verilog to design an SFI-4.1 interface, a 16-channel, source-synchronous LVDS interface operating at single data rate. Each channel operates at the speed of 630 Mbps.
Results that may be inaccessible to you are currently showing.
Hide inaccessible results